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Abstract—A vector-quantization (VQ) processor system has
been developed aiming at real-time compression of motion pic-
tures using a 0.6-m triple-metal CMOS technology. The chip
employs a fully parallel single-instruction, multiple-data architec-
ture having a two-stage pipeline. Each pipeline segment consists
of 19 cycles, thus enabling the execution of a single VQ operation
in only 19 clock cycles. As a result, it has become possible to
encode a full-color picture of 640 480 pixels in less than 33 ms,
i.e., the real-time compression of moving pictures has become
available. The chip is scalable up to eight-chip master–slave
configuration in conducting fully parallel search for 2-K template
vectors. The chip operates at 17 MHz with a power dissipation
of 0.29 W under a power-supply voltage of 3.3 V.
I. INTRODUCTION
REAL-TIME transmission of motion pictures is one of themost important technologies in the era of multimedia. In
this regard, efficient image compression and decompression
algorithms are required to reduce the data size to fit the band-
width of available communication networks. A variety of work
has been conducted in developing compression/decompression
systems based on the worldwide standard Moving Pictures
Experts Group (MPEG) [1]–[5]. Although the algorithm offers
excellent compression performance, it requires dedicated hard-
ware systems for both encoding and decoding. For personal
and portable applications, simple algorithms that run very fast
on simple hardware are of particular importance.
Vector quantization (VQ) [6] has become an attractive
technique for image compression due to its very simple
algorithm. In image compression using VQ, a macro block
of pixels is approximated by the maximum-likelihood pattern
in the codebook, where typical patterns occurring in video
images are stored as templates, and only the code of the best
matched pattern is transmitted. The decompression is carried
out by just pasting the corresponding pattern at each location.
Since pattern matching is a very computationally expensive
process, VQ is asymmetric in compression and decompression
operations. For this reason, VQ is so far suitable only for
one-way video transmission in portable applications. Low-
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Fig. 1. Algorithm of vector quantization for image compression.
power VQ decoder chips were developed for such applications
[7], [8].
A number of VQ encoding engines have been developed
aiming at real-time applications using digital [9]–[12] and
analog [13] technologies. The analog implementation of [13]
employed current-mode circuitry for Euclidean distance cal-
culation and minimum distance search, allowing very fast
operation on a simple hardware. However, cost must be paid
for the limited accuracy of analog computation. The digital
implementation in [10] demonstrated VQ of real-time sampled
NTSC video signals using a differential-vector-quantization
algorithm. However, the number of template vectors on a
chip was limited to 32. In [11], the functional-memory-type
parallel processor architecture was employed for VQ. The
chip requires 165 cycles for a single VQ operation, making it
difficult for real-time compression of motion pictures. In real-
time applications, minimizing the number of clock cycles for a
single VQ is of primary importance. Increasing the codebook
size is also important to preserve the image quality.
In this paper, a digital VLSI chip developed for real-time
encoding of motion pictures based on a VQ algorithm is
presented. The chip employs a fully parallel single-instruction,
multiple-data (SIMD) architecture and executes a VQ opera-
tion in every 19 clock cycles. Namely, a single VQ operation is
finished in 1.1 s at a clock frequency of 17 MHz. Moreover,
the parallel search for the maximum 2048 vectors can be
conducted using an eight-chip master–slave configuration. As
a result, real-time VQ encoding of 640 480 pixel full-color
motion pictures has become possible.
The organization of this paper is as follows. In Section II,
the VQ algorithm employed in the present system is described.
0018–9200/99$10.00 1999 IEEE
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Fig. 2. The performance of VQ for image compression. (a) A 640 480 picture used for generating a codebook and (b) an original image of Susie.
(c) Susie VQ encoded using the codebook generated from the picture in (a) and decompressed. (d) Susie JPEG encoded and decompressed. In (b)–(d),
the right-eye portions were enlarged.
System organization and circuit implementation are presented
in Sections III and IV, respectively. Measurement results of
fabricated VQ chips are demonstrated in Section V. Last,
conclusions are given in Section VI.
II. V ECTOR QUANTIZATION
Fig. 1 explains how the VQ is carried out in our system.
There is an original image composed of 640 480 pixel
luminance data. Each pixel has 256 levels of brightness
represented by an eight-bit digital signal. Therefore, the data
size of the image is 24 Mbit. From this original image, a macro
block of 4 4 pixels is taken as a 16-element vector for a
single VQ operation. In the following, this vector is called
an input vector. This input vector is matched with template
patterns in the codebook.
The matching is conducted by calculating the Manhattan
distance between the template vector and the input
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Fig. 3. Block diagram of video/audio compression system using VQ chips.
vector as
where is the code number of the template, is the th
element of , and is the th element of .
The template vector having the maximum likelihood to the
input vector is selected by searching for the minimum-distance
vector; the code number of the vector is sent as the data.
If the codebook has 2-K template vectors, for instance, the
16 bytes of the macro-block data are replaced by an 11-bit
code. Therefore, the compression ratio is 11.6 for black-
and-white pictures and 23.3 for color pictures with 4: 1 : 1
color subsampling. (The same codebook is used for Y, U, V
signals.) Huffman coding can further enhance the compression
ratio. Reconstruction of the compressed image is conducted
by pasting the pattern corresponding to a received code at
each location. The algorithm is very straightforward, and no
dedicated hardware is needed for the image retrieval.
In the present system, a static codebook was employed.
This is in contrast to VQ encoders in [9] and [11], which
employ dynamic codebooks that update themselves according
to input vectors. The codebook was generated using the
standard technique of Kohonen’s self-organizing map (SOM)
[10].
The performance of the VQ image compression is demon-
strated in Fig. 2. Original figures are all color pictures, but
they are reproduced here in black and white. Fig. 2(a) shows
the picture used for codebook generation. Each macro block
in the picture is presented to the SOM, and weight updates
were repeated 384 000 times. The vector length was not
normalized in the present system. The original image of Susie
in Fig. 2(b) was compressed using the codebook generated
using the image in Fig. 2(a); the decompressed image is shown
in Fig. 2(c). In Fig. 2(d), the image obtained by JPEG is shown
for comparison.
The peak signal-to-noise ratio (PSNR) of the decompressed
VQ image in Fig. 2(c) is 32.0 dB. When the codebook is
generated using the original image of Susie itself, the PSNR
is 38.2 dB. To investigate the impact of the codebook size
on PSNR, the picture in Fig. 2(a) was utilized to generate
codebooks having 1024 and 512 template vectors. The PSNR’s
of the reconstructed image of Susie were 30.8 and 30.0 dB for
1024-vector and 512-vector codebooks, respectively.
III. SYSTEM ORGANIZATION
Fig. 3 shows the block diagram of our real-time video and
audio compression system, which will be implemented on a
performance board. Video and sound signals are fed to the
system and captured in buffer memories. The captured signals
are then transferred to the VQ chip module for encoding. The
VQ chip module consists of eight VQ chips. The total number
of template vectors in both the video and audio codebook is
going to be made less than 2048. All control of this board
is done by a personal computer via peripheral component
interconnect (PCI) bus.
If only a VQ chip module is used for compression, the data-
compression ratio is 23 or less. To achieve a data compression
ratio as large as 200, a simple motion-sensor chip has been
d veloped using a gate array. In this paper, however, only the
VQ chip is presented.
The most important concern of the present system is the
real-time encoding of motion pictures. To encode a 640
480 full-color picture in a 4 : 1 : 1 format within 33 ms, a single
VQ operation must be completed within 1.1s. Our strategy
toward this end is as follows. First, a fully parallel SIMD
architecture has been employed. Second, a single VQ operation
is conducted in two pipeline stages, each pipeline segment
consisting of 19 cycles. As a result, a single VQ operation
is finished in every 1.1 s at a clock frequency of 17 MHz.
Third, the chip is extendible to an eight-chip master–slave
configuration, enabling us to perform a fully parallel search
for a maximum 2048 template vectors in 1.1s.
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Fig. 4. Block diagram of VQ chip module.
Fig. 5. Detailed block diagram of VQ chip.
Fig. 4 shows the block diagram of the VQ chip module,
which is composed of eight VQ chips, namely, one master
chip and seven slave chips. Each VQ chip stores 256 template
vectors in the embedded SRAM. The input vector is given
to all the chips at the same time and stored in the input first
in, first out (FIFO) buffers. The template vector having the
minimum distance to the input vector is searched in three
stages of competition by using winner-take-all (WTA) circuits.
The first stage is performed in each 64-vector matching block,
where the distances between the input vector and 64 template
vectors are calculated and the winner (the shortest distance
vector) is selected in each block. The second stage is conducted
on each chip, and the chip winner is selected by the second
Fig. 6. Block diagram for Manhattan distance calculation.
WTA. The distance of each chip winner is sent to the master
chip, where the final competition is carried out to find out
the global winner. The VQ chip organization is explained in
detail in the following.
IV. CIRCUIT IMPLEMENTATION
A block diagram of the VQ chip is shown in Fig. 5. The
VQ chip is composed of an input FIFO buffer, four 64-vector
matching blocks (only one block is shown in the figure), three
stages of competition blocks, and an output FIFO buffer.
Each 64-vector matching block has an 8-K SRAM storing
64 template vectors. Before VQ operation, the template vectors
ar downloaded from the external memory to SRAM cells (32
K on a single chip) element by element. Each element has an
8-bit length. When all the template vectors are downloaded, an
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Fig. 7. Winner-take-all circuit.
Fig. 8. Winner-observer circuit.
input vector is given to the chip by every four elements (32-
bit parallel) and stored in the FIFO buffer. The FIFO buffer
is composed of a two-port SRAM of 32 bits 128 words
and therefore can store a maximum of 64 vectors during VQ
operation. This FIFO buffer enables a flexible data transfer on
the performance board. When the FIFO receives at least one
input vector, the chip automatically starts the VQ operation.
Vector-matching search for the entire 2048 template vectors
is conducted in three competition stages all in parallel, as
described in the following.
The first competition is carried out in the four 64-vector-
matching blocks shown in Fig. 5. The Manhattan distance
between the input vector and a template vector is calculated
by the absolute value and accumulate (AVA) block in a
byte-serial manner. The input vector is supplied from the
input FIFO element by element. All the template vectors are
simultaneously read out from the embedded 32-K SRAM on
each chip also element by element, being supplied to the
AVA block. The AVA block consists of 64 identical circuits
described in Fig. 6, all working in parallel.
A block diagram for Manhattan distance calculation is
shown in Fig. 6. In the first step, the element of a template
vector is subtracted from the element of an input vector. This
subtraction is carried out by adding the 2’s-complement of the
input-vector element to the template-vector element using an
8-bit adder. The 2’s-complement is obtained by inverting the
data of the input vector before the addition and supplying an
extra “1” to the carry input of the least significant bit (LSB)
full adder. After the subtraction, the carry bit of the 8-bit adder
is examined to see whether the result is positive or negative.
If the sum is positive, the data are accumulated in the 12-bit
accumulator. If it is negative, the 2’s-complement of the sum
is accumulated. This function is implemented using exclusive
OR gates.
In principle, it takes at least 16 clock cycles to obtain
the Manhattan distance because a vector has 16 elements.
However, the operation involves 19 clock cycles. The extra
three cycles are used for the initialization of the circuit, the
data transfer from the input FIFO and SRAM, and the data
transfer from the 8-bit adder to a 12-bit accumulator via an
8-bit register. These 19 cycles form the first segment of the
two-stage pipeline processing. The final result stored in the
accumulator is sent to the WTA block in a bit-serial manner.
The processing scheme of the first-stage WTA is illustrated
in Fig. 7. A state register is provided for each of the 64 parallel
input distances’ signals to store the flag data, indicating the
status of the competition: namely, “1” means the winner and
“0” means the loser. At first, all the flag data are set to “1.”
Then the 64 distance values obtained in the AVA block are
f d to the minimum pass filter in a bit serial manner in each
clock cycle in the order of most to least significant bit. At
each cycle, only the smallest bit values are passed through
the minimum pass filter, and the inputs having larger values
are withdrawn in the following competition. The minimum
pass filter is composed of 64 identical circuits. Each circuit
is composed of a two-inputOR gate, a two-inputNAND gate,
and the 64-inputAND gate common to all circuits, as shown
in Fig. 7. The flag stored in each state register controls theOR
gate. If the flag is “1,” the distance signal bit is passed through
he upperOR gate. If the flag is “0,” the output is forced to “1”;
thus the input signal is neglected in the following competition.
The 64-input AND gate detects the minimum value of the
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Fig. 9. Data flow timing chart.
Fig. 10. Die photograph of VQ chip.
signals passed through the upperOR gate. The lowerNAND
gate compares the signal from the upperOR gate and the output
of the 64-inputAND gate. It outputs “1” when these values are
the same and “0” if they are different. The results are stored
in the state register as a flag to control the next competition
step. After 12 cycles of competition steps, flag 1 remains only
at the location of the minimum-distance template vector (the
winner).
The minimum distance value obtained in each first-stage
WTA (the signal appears at the output of the 64-inputAND
gate) is sent to the second-stage WTA synchronous to the
operation of the first-stage WTA. The second-stage WTA
works similarly, and the winner of the chip is identified. Then
the distance signal of the chip winner is send to the third-
TABLE I
LAYOUT AREA COMPARISON OF PROCESSINGELEMENTS
stage WTA for final competition, and the global winner is
identified. The third-stage WTA/winner-observer (WO) and
output FIFO are enabled only in the master chip. The distance
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Fig. 11. Measured waveforms.
Fig. 12. Shmoo plot of fabricated chip.
signal transfer from the accumulator down to the third stage of
WTA is conducted in a bit-serial manner, and the three-stage
WTA selections are carried out within 19 clock cycles, which
forms the second segment of the two-stage pipeline processing.
Encoding of the location of the winner at each WTA stage
is performed by the WO circuits, shown in Fig. 8. The figure
shows the logic circuit of the WO after the third-stage WTA.
The WO consists of three stages ofAND ladders that encode
the location of the winner to a 3-bit code number. This circuit
plays another important role: there is a chance of having more
than two winners. If more than two winners remain after the
competition at each WTA stage, the WO circuit selects only
the one having a smaller code number and ignores others.
In Fig. 9, the data-flow timing chart of the VQ operation
is shown. The distance calculation and the three-stage com-
petition are conducted by two pipeline processing stages. The
interface between the two stages is connected by a parallel-to-
serial converter, which is composed of a 12-bit register.
V. MEASURED RESULTS
A die photograph of the VQ chip is shown in Fig. 10. The
chip is fabricated in a 0.6-m CMOS process with triple-metal
TABLE II
SPECIFICATION OF VQ CHIP (NUMBERS IN
PARENTHESESINDICATE DATA AT 5-V POWER SUPPLY)
layers. The layout area of each processing block is compared
in Table I. About 78% of the chip area is occupied by four
64-vector-matching blocks.
Measured waveforms are demonstrated in Fig. 11. To elu-
cidate the operation in a straightforward manner, a simple
xample is shown. The codebook memory was written with
data of all “0’s,” and an input vector of (FF, FF, FF, FF, FF,
FF, FF, FF, FF, FF, FF, FF, FF, FF, FF, FF) in hexadecimal
code is given to the chip. As shown in the photo, the bit-serial
output of the distance signal (FF0) is equal to the sum of all
components of the input vector ( ).
In Fig. 12, a shmoo plot of the VQ chip is shown. With a
power supply of 3.3 V, the chip operates up to the maximum
frequency of 28.5 MHz (cycle time of 35 ns), well fulfilling
the real-time compression requirement of 17 MHz. The power
dissipation of the chip was 0.35 and 0.29 W for 28.5- and
17-MHz operation, respectively. When the power supply is
increased to 5 V, the chip works at 40 MHz (25 ns). This
meets the requirement of 33 MHz, which corresponds to the
pipeline cycle of 570 ns and is compatible with encoding of
a full-color picture in the RGB format within 33 ms. At 5-
V power supply, the power dissipation is 0.94 W at a clock
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frequency of 33 MHz. Table II summarizes the features of the
chip.
VI. CONCLUSION
A vector-quantization processor has been developed for
real-time encoding of motion pictures. It employs a fully
parallel SIMD architecture with a two-stage pipeline. A 2K-
vector search is conducted by an eight-chip configuration,
namely, one master chip and seven slave chips. The search
time is 1.1 s at 17 MHz of the clock frequency, and the
power dissipation of the chip is 0.29 W under a 3.3-V power
supply.
A single VQ operation for 2-K template vectors on typical
CISC processors requires roughly 1.2-M operations. This
number was derived from the following estimation: (opera-
tions/element) ( elements/vector) ( vectors/VQ)
M operations/VQ. The present VQ system in an eight-chip
configuration can do this job in 1.1s, which is equivalent to
a CISC processor performance of about 1000 GOPS (1.2-M
operations/1.1 s).
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